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Abstract— A common approach to protect confidential infor-
mation is to use a stream cipher which combines plain text
bits with a pseudo-random bit sequence. Among the existing
stream ciphers, Non-Linear Feedback Shift Register (NLFSR)-
based ones provide the best trade-off between cryptographic
security and hardware efficiency. In this paper, we show how to
further improve the hardware efficiency of Grain stream cipher.
By transforming the NLFSR of Grain from its original Fibonacci
configuration to the Galois configuration and by introducing a
clock division block, we double the throughput of the 80 and 128-
bit key 1bit/cycle architectures of Grain with no area penalty.
I. INTRODUCTION
Constrained environments applications such as hardware
authentication devices (RFID, etc), smartcards, and wireless
networks (Bluetooth, NFC, etc) require power-efficient, area-
efficient and high-performance hardware encryption systems
with large security margins. Until today, no adequate crypto-
graphic solution has been proposed which satisfies the extreme
limitations of devices like RFIDs [1]. Even the most compact
of today’s encryption systems - Non-Linear Feedback Shift
Register (NLFSR)-based stream ciphers - contain an order
of magnitude more gates than can be dedicated for security
functionality in the low-cost RFID tags [2]. The lack of
adequate encryption mechanisms gives rise to many security
and privacy problems and blocks off a variety of potential
applications of RFIDs.
Motivated by these needs, in 2004-2008 the EU ECRYPT
network carried out the eSTREAM project with the objective
to identify the best stream ciphers designs [3]. Stream ciphers
Grain-80 [4], Trivium [5], and Mickey-v2 [6] were selected
as finalists for the hardware-oriented profile. Grain-80 with 1
bit/cycle throughput has the smallest hardware among all eS-
TREAM candidates, which makes it a particularly interesting
case.
Grain-80 consists of one 80-bit LFSR [7], one 80-bit
NLFSR [8], and a function combining selected state bits. The
shift registers take almost 80 percent of the total area of the
system and define its critical path. In this paper, we show
that by transforming the shift registers of Grain from their
original Fibonacci configuration to the Galois configuration,
we can significantly improve its throughput. In the Fibonacci
configuration of shift registers, the feedback is applied to
the first bit of the register only. In the Galois configuration,
the feedback can be applied to any bit. Thus, the depth of
the circuits implementing feedback functions of the Galois
configuration can potentially be smaller, leading to shorter
propagation time and higher throughput.
However, unlike the LFSR case in which the mapping from
the Fibonacci configuration to the Galois configuration is one-
to-one, in the NLFSR case multiple Galois NLFSRs can be
equivalent to a given Fibonacci one [9]. The problem of
selecting a ”best” Galois NLFSR for a given Fibonacci one
is still open. One of the contributions of this paper is finding
the minimal-throughput Galois configurations of NLFSRs for
Grain-80 and Grain-128 [10]. Another contribution is the in-
troduction of the clock division block which divides the clock
frequency of Grain by two or four during the initialization
phase. Without such a block, the potential benefits of the
Galois configuration can not be utilized.
II. BACKGROUND
A. Definition of NLFSRs
A Non-Linear Feedback Shift Register (NLFSR) consists
of n binary storage elements, called bits. Each bit i ∈
{0, 1, . . . , n − 1} has an associated state variable xi which
represents the current value of the bit i and a feedback function
fi : {0, 1}n → {0, 1} which determines how the value of i is
updated.
A state of an NLFSR is an ordered set of values of its state
variables. At every clock cycle, the next state is determined
from the current state by updating the values of all bits
simultaneously to the values of the corresponding fi’s. The
output of an NLFSR is the value of its 0th bit.
If for all i ∈ {0, 1, . . . , n − 2} the feedback functions are
of type fi = xi+1, we call an NLFSR the Fibonacci type.
Otherwise, we call an NLFSR the Galois type.
Two NLFSRs are equivalent if their sets of output sequences
are equal.
B. The Transformation from the Fibonacci to the Galois
Configuration
Let fi and fj be feedback functions of bits i and j of an
n-bit NLFSR, respectively. The operation shifting, denoted by
fi
P→ fj , moves a set of product-terms P from fi to fj . The
index of each variable xk of each product-term in P is changed
to x(k−i+j) mod n.
The terminal bit τ of an n-bit NLFSR is the bit with the
maximal index which satisfies the following condition: For all
bits i such that i < τ , fi is of type fi = xi+1.
Definition 1: An n-bit NLFSR is uniform if the following
two conditions hold:
(a) all its feedback functions are singular functions of type
fi(x0, . . . , xn−1) = x(i+1)mod n ⊕ gi(x0, . . . , xn−1),
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where gi does not depend on x(i+1)mod n,
(b) for all its bits i such that i > τ , the index of every
variable of gi is not larger than τ .
Theorem 1: [9] Given a uniform NLFSR with the terminal
bit τ , a shifting gτ
P→ gτ ′ , τ ′ < τ , results in an equivalent
NLFSR if the transformed NLFSR is uniform as well.
III. THE DESCRIPTION OF GRAIN
There are two versions of Grain: 80-bit [4] key and 128-
bit key [10]. Both consist of an LFSR, an NLFSR, and two
combining functions.
In Grain-80 the shift registers are 80-bits. They are both the
Fibonacci type, i.e. all bits except the 79th repeat the value of
the previous bit. The feedback function of the 79th bit of the
LFSR is given by:
f79 = s62 ⊕ s51 ⊕ s38 ⊕ s23 ⊕ s13 ⊕ s0
where si is the state variable of the ith bit, i ∈ {0, 1, . . . , 79}.
The feedback function of the of the 79th bit of the NLFSR
is given by:
g79 = s0 ⊕ b0 ⊕ b62 ⊕ b60 ⊕ b52 ⊕ b45 ⊕ b37 ⊕ b33 ⊕ b28
⊕b21 ⊕ b14 ⊕ b9 ⊕ b63b60 ⊕ b37b33 ⊕ b15b9 ⊕ b60b52b45
⊕b33b28b21 ⊕ b63b45b28b9 ⊕ b60b52b37b33 ⊕ b63b60b21b15
⊕b63b60b52b45b37 ⊕ b33b28b21b15b9 ⊕ b52b45b37b33b28b21
where bi is the state variable of the ith bit, i ∈ {0, 1, . . . , 79}.
The first combining function of Grain-80 produces it output
value based of the selected bits from the NLFSR and the
LFSR:
H = s25 ⊕ b63 ⊕ s3s4 ⊕ s46s4 ⊕ s4b63 ⊕ s3s25s46⊕
s3s46s4 ⊕ s3s46b63 ⊕ s25s46b63 ⊕ s46s4b63
The second combining function of Grain-80 generates the
output stream of the system from the selected bits from the
NLFSR and LFSR states and the output of H:
Z =
∑
k∈A
bk ⊕H,
where A = {1, 2, 4, 10, 31, 43, 56}.
For Grain-128, the corresponding functions are:
f127 = s0 ⊕ s7 ⊕ s38 ⊕ s70 ⊕ s81 ⊕ s96
g127 = s0 ⊕ b0 ⊕ b26 ⊕ b56 ⊕ b91 ⊕ b96 ⊕ b3b67 ⊕ b11b13
⊕b17b18 ⊕⊕b27b59 ⊕ b40b48 ⊕ b61b65 ⊕ b68b84
H = b12s8 ⊕ s13s20 ⊕ b95s42 ⊕ s60s79 ⊕ b12b95s95
Z =
∑
k∈A bk ⊕ s93 ⊕H
where A = {2, 15, 36, 45, 64, 73, 89}.
Before generating a stream of data, a cipher must be
initialized with default keys. During the initializing phase the
cipher does not produce any output for 160 clock cycles for
Grain-80 and 256 cycles for Grain-128. The output of the Z
function is XOR-ed with the outputs of LFSR and NLFSR
and then fed into the inputs of both shift registers, as shown
in Figure 1. After the initialization, the loops are opened and
there is no feedback between the two shift registers.
It is possible to increase the throughput of Grain at the
expense of extra hardware by introducing parallelism in its
architecture. In parallelized versions of Grain, in each clock
cycle blocks of duplicated NLFSR and LFSR feedback func-
tions produce output bits in parallel. To allow for up to 16
(32) degrees of parallelization, Grain-80 (128) is designed so
that the bits 65 < i < 79 (97 < i < 127) of the shift registers
are not used in the feedback functions or in the input to the
combining functions.
IV. GRAIN WITH GALOIS CONFIGURATION
Grain can be modified by transforming its LFSR and
NLFSR from their original Fibonacci configurations to the
Galois configurations. The transformation of LFSRs is done
using standard techniques, in this section we only describe the
transformation of NLFSRs.
The NLFSR of Grain-80 (128) can be transformed to the
Galois configuration by shifting the product-terms of the
feedback function of 79th (127th bit) to the feedback functions
of bits with lower indexes. By Theorem 1, if the NLFSR after
shifting satisfies the conditions of the Definition 1, then it
produces the same sets of output sequences as the NLFSR
before shifting.
Ideally, in order to maximize the throughput, we want
to distribute the products equally among feedback functions.
However, according to [9], to guarantee equivalence of NLF-
SRs before and after shifting, we cannot shift to bits with
indexes lower that the bit τ which is given by:
τ = max (max index(p)−min index(p)),
∀p ∈ P
where P is the set of all product-terms of the feedback function
of the Fibonacci NLFSR, and min index(p) (max index(p))
denotes the minimal (maximal) index of variables the product-
term p.
For Grain-80, the product-term with the maximal difference
in indexes of variables is b63b45b28b17b9, so τ = 54. For Grain-
128, we have τ = 64 due to the product-term b3b67.
However, in order to avoid modifications of the encrypt-
ing algorithm of Grain, we need to guarantee not only the
equivalence of the sequences of output bits, but also the
equivalence of the sequences of of all internal bits of the
NLFSR used by the combining functions. A modification of
the encrypting algorithm could lead to undesirable changes in
the Grain security. For Grain-80, the bit 63 of the NLFSR
is used in the function H , and bits 1, 2, 4, 10, 31, 43, 56 are
used in the function Z. Since 56 and 63 are greater than
54, we cannot use τ = 54 as the terminal bit of the Galois
configuration. We need to set the terminal bit to 63. Then,
for all bits i ∈ {0, 1, . . . , 62}, the feedback functions will
be of type gi = bi+1, an the output sequences of the bits
i ∈ {1, 2, . . . , 63} will be the same as the output sequence of
the bit 0 shifted in time. Consequently, the algorithm of Grain
will not change.
For Grain-128, the bits 12 and 95 of the NLFSR are
used in H and the bits 2, 15, 36, 45, 64, 73, 89 are used in Z.
Therefore, the terminal bit has to be 95.
After we have chosen the position of the terminal bit, we
can start shifting products from the function g79(g127) to the
functions with indexes larger or equal than the terminal bit.
Shifting can be done in many different ways. At present there
is no systematic technique which guarantees that the transfor-
mation produces an NLFSR with the minimal throughput for
a given technology. We found the solutions presented below
by trying many different choices.
A. One Bit per Cycle Version
According to our simulation results, the following Galois
NLFSR results in the maximal throughput for 1bit/cycle ver-
sion of Grain-80 :
g79 = s0 ⊕ b0 ⊕ b37
g78 = b79 ⊕ b44
g77 = b78 ⊕ b50
g76 = b77 ⊕ b57
g75 = b76 ⊕ b58
g74 = b75 ⊕ b32b28
g73 = b74 ⊕ b3
g72 = b73 ⊕ b8b2
g71 = b72 ⊕ b55b37b20b1
g70 = b71 ⊕ b24b19b12b6b0
g69 = b70 ⊕ b53b50
g68 = b69 ⊕ b49b41b26b22
g67 = b68 ⊕ b9 ⊕ b21b16b9
g66 = b67 ⊕ b15 ⊕ b47b39b32
g65 = b66 ⊕ b0 ⊕ b38b31b23b19b14b7
g64 = b65 ⊕ b18 ⊕ b48b45b6b0
g63 = b64 ⊕ b47b44b36b29b21
Here and further in this section, all omitted feedback functions
are of type gi = bi+1.
For Grain-128, the maximal-throughput Galois NLFSR is:
g127 = s0 ⊕ b0 ⊕ b3b67
g124 = b125 ⊕ b0b64
g116 = b117 ⊕ b0b2
g110 = b111 ⊕ b0b1
g102 = b103 ⊕ b71
g101 = b102 ⊕ b0
g100 = b101 ⊕ b0b32
g99 = b100 ⊕ b63
g98 = b99 ⊕ b27
g97 = b98 ⊕ b38b54
g96 = b97 ⊕ b30b34
g95 = b96 ⊕ b8b16
B. Multiple Bit per Cycle Version
We can extend the theory presented in [9], [11] to k
bits/cycle versions of Grain by restricting bit positions to
which the feedback can be applied. It is easy to see that, to
ensure times k degree of parallelization of an n-bit Galois
NLFSR with the terminal bit τ , all bits except
n− 1− i · k, for all i = {0, 1, . . . , b(n− 1− τ)/kc − 1}
should have feedback functions of type g = b(i+1).
So, for example, for 4 bits/cycle version of Grain-80, we
can apply feedback to the bits 79,75,71 and 67:
g79 = s0 ⊕ b0 ⊕ b62 ⊕ b33 ⊕ b28 ⊕ b21 ⊕ b15b9
⊕ b52b45b37b33b28b21
g75 = b76 ⊕ b41 ⊕ b33 ⊕ b5 ⊕ b59b56 ⊕ b33b29 ⊕ b59b41b24b5
g71 = b72 ⊕ b44 ⊕ b25b20b13 ⊕ b55b52b13b7 ⊕ b25b20b13b7b1
g67 = b68 ⊕ b48 ⊕ b2 ⊕ b48b40b33 ⊕ b48b40b25b21
⊕ b51b48b40b33b25
For 8 bit/cycle version of Grain-80, we can apply feedback to
the bits 79 and 71:
g79 = s0 ⊕ b0 ⊕ b14 ⊕ b9 ⊕ b15b9 ⊕ b60b52b45 ⊕ b33b28b21
⊕ b60 ⊕ b60b52b37b33 ⊕ b63b60b21b15 ⊕ b33b28b21b15b9
g71 = b72 ⊕ b44 ⊕ b37 ⊕ b29 ⊕ b25 ⊕ b20 ⊕ b13 ⊕ b55b52
⊕ b54 ⊕ b29b25 ⊕ b55b37b20b1 ⊕ b55b52b44b37b29
⊕ b44b37b29b25b20b13
For 16 bit/cycle version of Grain-80, we can apply feedback
only to the bit 79, i.e. no transformations can be done.
For 4 bit/cycle version of Grain-128, we can apply feedback
to the bits 127,123,119,115,111,107 103 and 99:
g127 = s0 ⊕ b0 ⊕ b3b67
g123 = b124 ⊕ b64b80
g119 = b120 ⊕ b3b5
g115 = b116 ⊕ b49b53
g111 = b112 ⊕ b1b2
g107 = b108 ⊕ b6 ⊕ b76
g103 = b104 ⊕ b67 ⊕ b3b35
g99 = b100 ⊕ b28 ⊕ b12b20
For 8 bit/cycle version of Grain-128, we can apply feedback
to the bits 127,119,111,103:
g127 = s0 ⊕ b0 ⊕ b56 ⊕ b3b67
g119 = b120 ⊕ b18 ⊕ b88 ⊕ b3b5
g111 = b112 ⊕ b75 ⊕ b1b2 ⊕ b52b68
g103 = b104 ⊕ b3b35 ⊕ b16b24 ⊕ b37b41
For 16 bit/cycle version of Grain-128, we can apply feedback
to the bits 127 and 111.
g127 = s0 ⊕ b0 ⊕ b56 ⊕ b3b67 ⊕ b11b13 ⊕ b40b48
g111 = b112 ⊕ b10 ⊕ b75 ⊕ b80 ⊕ b1b2 ⊕ b11b43 ⊕ b45b49
⊕ b52b68
For 32 bit/cycle version of Grain-128, we can apply feed-back
only to the bit 127, i.e. no transformations can be done.
C. Design Details
By transforming Grain’s shift registers to the Galois con-
figuration as described in the previous section, we can obtain
up to 40 % reduction in their propagation time. However, the
clock frequency of the overall Grain system improves only
about 10%. The problem is in the hardware architecture of
Grain during key initialization, during which the output value
of Z(x) is fed back to the LFSR and NLFSR making two
loops, as shown in Figure 1. After the transformation from the
Fibonacci to the Galois configuration, due to the reduction of
the critical path in the NLFSR, the critical path of the system
is no longer in the NLFSR but is in the initialization loops,
which are closed only during initialization. Thus, the highest
frequency that the system supports during initialization is
lower than the highest frequency supported during key stream
generation (see Table I).
clk clk
counter
clk  LFSR
Feedback Feedback
H Z
7
run
output stream
NLFSR
Fig. 1. Initialization loops Grain
TABLE I
CLOCK FREQUENCIES OF GALOIS GRAIN-80
Galois Grain-80 Maximum Clock Frequency
Block Size Initialization Key Generation
1 bit/cycle 1 (GHz) 4 (GHz)
4 bits/cycle 1 (GHz) 2.7 (GHz)
8 bits/cycle 1 (GHz) 2.3 (GHz)
System
CLK
D
FF
D
FF
run
0
1
Slow CLK
Slow CLK
Fast CLK
Run
CLKSystem
Fast CLK
Fig. 2. Clock divider by four
To obtain a higher improvement in the throughput of Grain,
we introduce a clock division block to divide the frequency of
the clock during the initialization phase. The clock divider is
realized as a simple block containing one or two D-flipflops
which divides the clock frequency of the system by 2 or 4.
In Figure 2 we show the structure of the clock division block
for division of the clock frequency by 4. In some versions of
Grain, division by 2 is sufficient to ensure correct operation
during the initialization phase. Division by 3 would be suitable
in some cases, but it would overcomplicate the hardware for
only a modest speedup of the initialization phase. The clock
division block is a very small component. Clock division by
four gives area overhead of 25.67 GE and negligible power
consumption.
clk clk
counterFeedback
... ...
Feedback
LFSR
H Z
7
run
output stream low freq. clk
high freq. clkNLFSR
gf
Fig. 3. Grain with Galois configuration and clock divider by four
Grain always moves from the slower to the faster clock
frequency and the run signal is set internally by the counter
on the positive edge of the clock. Because of the delay in the
production of the run signal, the first clock cycle of the key
generation phase will be shortened, which could potentially
lead to critical path violations in a performance-optimized
design such as Grain. We can handle this problem by using
a flip-flop in front of the run signal which is output by the
counter. In this case, if the run signal rises to 1 after a positive
edge of the faster clock signal, the clock of the system changes
to the faster clock in the next positive edge of the system. This
solution is shown in Figure 4.
Run with Delay
High Freq. CLK
Low Freq. CLK
CLK with Glitch
CLK without Glitch
CA B
Fig. 4. A: delay between positive edges of two clocks. B:delay between run
signal and high frequency clock. C: shortened clock
V. EXPERIMENTAL RESULTS
We have synthesized the Fibonacci and the Galois versions
of Grain using Cadence RTL compiler in the TSMC 90nm
standard cell technology library. Since the synthesis tool does
not handle multiple clocking, we set the two initialization
loops as false paths and optimized the designs for the key-
generation phase.
Table II shows the results for throughput, power consump-
tion, area, and frequency. Area is measured in terms of
NAND2 Gate Equivalents (GE). The total power consumption
of the system is estimated as a combination of dynamic and
leakage power for operation at 25 C, with a power supply of
1.2 V at 10MHz clock frequency as in [2].
As we can see, the throughput for Galois 1bit/cycle Grain-80
and Grain-128 is more than doubled compared to Fibonacci.
Trivium is the highest ranked finalist in the eSTREAM
project. In Table III, we compared the frequency and area
of Trivium (T) and Grain-80 with Galois configuration(G).
Both ciphers were implemented in TSMC 90 nm technology.
Due to the Galois configuration, Grain-80 (1bit/cycle) is faster
and smaller than Trivium (1bit/cycle), with a significantly
better throughput/area ratio. This is an important result for
applications such as RFID systems which require efficiency
in both throughput and area. The throughput/area figures
are compared graphically in Figure 5, where the figures for
the Fibonacci configuration (Grain(F)) of Grain-80 are also
reported.
TABLE III
COMPARISON BETWEEN TRIVIUM AND GRAIN-80
Block Freq (GHz) Area (GE)
Size T G T G
1 3.8 4 2810 1772
4 3.4 2.7 2955 2471
8 3.6 2.3 3763 3575
16 3.6 1.7 3841 5768
VI. CONCLUSION
In this paper, we presented an improved version of the
Grain stream cipher. We found new implementations for its
TABLE II
SYNTHESIS RESULTS FOR GALOIS AND FIBONACCI CONFIGURATIONS OF GRAIN IN TSMC 90NM TECHNOLOGY
Cipher Block Size Frequency (GHz) Area (GE) Power (mW) Throughput (Gbit/Sec)
Galois Fib. impr. Galois Fib. impr. Galois Fib. impr. Galois Fib. impr.
1 4 1.9 110% 1772 1743 0% 0.035 0.056 37% 4 1.9 110%
Grain-80 4 2.7 1.8 50% 2471 2589 5% 0.095 0.099 4% 10.8 7.2 50%
8 2.3 1.8 28% 3575 3867 8% 0.127 0.149 15% 18.4 14.4 28%
1 4.6 2 130% 2207 2408 8% 0.12 0.17 29% 4.6 2 130%
Grain-128 4 3.5 2 75% 3021 3182 5% 0.13 0.14 7% 14 8 75%
8 3.2 2 60% 3902 4143 6% 0.15 0.17 12% 25.6 16 60%
16 2.7 2 35% 5346 5474 2% 0.20 0.21 5% 43.2 32 35%
Fig. 5. The Throughput/area ratios of Trivium and Grain
NLFSRs which generate the same cryptographically strong
pseudo-random bit sequences as the ones of the original Grain,
but have a better hardware efficiency. The presented technique
is general and can be applied to any NLFSR-based stream
cipher. Its efficiency depends on the feedback ufnction of the
NLFSR and the desired degree of parallelization. For Trivium
the presented technique brings no improvement.
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